

PCI-DAS6070

Analog Input and Digital I/O

Specifications

PCI-DAS6070 Specifications

All specifications are subject to change without notice.

Typical for 25 °C unless otherwise specified.

Specifications in *italic text* are guaranteed by design.

Analog input

Table 1. Analog input specifications

| Parameter | Specification |
|---------------------------------|--|
| A/D converter type | Successive approximation |
| Maximum sample rate | 1.25 MS/s |
| Resolution | 12 bits, 1-in-4096 |
| Number of channels | 16 single-ended / 8 differential, software selectable |
| Input ranges | Bipolar: $\pm 10V, \pm 5V, \pm 2.5V, \pm 1V, \pm 0.5V, \pm 0.25V, \pm 0.1V, \pm 0.05V$, Unipolar: 0 to 10V, 0 to 5V, 0 to 2V, 0 to 1V, 0 to 0.5V, 0 to 0.2V, 0 to 0.1V Software selectable |
| A/D pacing (SW programmable) | Internal counter – ASIC. Software selectable time base: <ul style="list-style-type: none"> ▪ Internal 40 MHz, 50ppm stability ▪ External source via AUXIN<5:0>, software selectable. |
| | External convert strobe: A/D CONVERT |
| | Software paced |
| Burst mode | Software selectable option, burst rate = 800 nS |
| A/D gate sources | External digital: A/D GATE |
| | External analog: ATRIG input CH0 IN through CH15 IN |
| A/D gating modes | External digital: Programmable, active high or active low, level or edge |
| | External analog: Refer to <i>Analog trigger</i> on page 9 |
| A/D trigger sources | External digital: A/D START TRIGGER A/D STOP TRIGGER |
| | External analog: ATRIG input CH0 IN through CH15 IN |
| A/D triggering modes | External digital: Software-configurable for rising or falling edge. |
| | External analog: Refer to <i>Analog trigger</i> on page 9 |
| | Pre-/Post-trigger: Unlimited number of pre-trigger samples, 16 Meg post-trigger samples. |
| ADC pacer out | Available at user connector: A/D PACER OUT |
| RAM buffer size | 8 K samples |
| Data transfer | DMA |
| | Programmed I/O |
| DMA modes | Demand or non-demand using scatter gather. |
| Configuration memory | Up to 8 K elements. Programmable channel, gain, and offset |
| Streaming-to-disk rate | 1.25 MS/s, system dependent |

Accuracy

1.25 MS/s rate, single channel operation and a 15-minute warm-up. Accuracies listed are for measurements made following an internal calibration. They are valid for operational temperatures within $\pm 1^\circ\text{C}$ of internal calibration temperature and $\pm 10^\circ\text{C}$ of factory calibration temperature. Calibrator test source high side tied to Channel 0 high and low side tied to Channel 0 low. Low-level ground is tied to Channel 0 low at the user connector.

Table 2. Absolute accuracy specifications

| Range | Absolute Accuracy (LSB) |
|-------------|-------------------------|
| ±10 V | ±2.9 |
| ±5 V | ±2.1 |
| ±2.5 V | ±3.0 |
| ±1 V | ±3.0 |
| ±500 mV | ±3.0 |
| ±250 mV | ±3.1 |
| ±100 mV | ±3.3 |
| ±50 mV | ±3.7 |
| 0 to 10 V | ±2.8 |
| 0 to 5 V | ±4.4 |
| 0 to 2 V | ±4.4 |
| 0 to 1 V | ±4.5 |
| 0 to 500 mV | ±4.6 |
| 0 to 200 mV | ±4.8 |
| 0 to 100 mV | ±5.2 |

Table 3. Absolute accuracy components specifications - all values are (±)

| Range | % of Reading | Offset (mV) | Noise + Quantization (mV) | | Temp Drift (%/DegC) | Absolute Accuracy at FS (mV) |
|-------------|--------------|-------------|---------------------------|-------------------|---------------------|------------------------------|
| | | | Single Pt | Averaged (Note 1) | | |
| ±10 V | 0.0714 | 6.38 | 6.10 | 0.846 | 0.0010 | 14.369 |
| ±5 V | 0.0314 | 3.20 | 3.05 | 0.423 | 0.0005 | 5.193 |
| ±2.5 V | 0.0714 | 1.61 | 1.53 | 0.211 | 0.0010 | 3.605 |
| ±1 V | 0.0714 | 0.653 | 0.610 | 0.085 | 0.0010 | 1.452 |
| ±500 mV | 0.0714 | 0.335 | 0.305 | 0.042 | 0.0010 | 0.735 |
| ±250 mV | 0.0714 | 0.176 | 0.208 | 0.024 | 0.0010 | 0.379 |
| ±100 mV | 0.0714 | 0.081 | 0.098 | 0.011 | 0.0010 | 0.163 |
| ±50 mV | 0.0714 | 0.049 | 0.071 | 0.007 | 0.0010 | 0.091 |
| 0 to 10 V | 0.0314 | 3.20 | 3.05 | 0.423 | 0.0005 | 6.765 |
| 0 to 5 V | 0.0714 | 1.61 | 1.53 | 0.211 | 0.0010 | 5.391 |
| 0 to 2 V | 0.0714 | 0.653 | 0.610 | 0.085 | 0.0010 | 2.167 |
| 0 to 1 V | 0.0714 | 0.335 | 0.305 | 0.042 | 0.0010 | 1.092 |
| 0 to 500 mV | 0.0714 | 0.176 | 0.208 | 0.024 | 0.0010 | 0.558 |
| 0 to 200 mV | 0.0714 | 0.081 | 0.098 | 0.011 | 0.0010 | 0.235 |
| 0 to 100 mV | 0.0714 | 0.049 | 0.071 | 0.007 | 0.0010 | 0.127 |

Note 1: Averaged measurements assume dithering and averaging of 100 single-channel readings.

Each PCI-DAS6070 is tested at the factory to ensure that the overall board error does not exceed absolute accuracy limits described in Table 2.

Table 4. Relative accuracy specifications - all values are (\pm)

| Range | Relative Accuracy (mV) | |
|--------------|------------------------|-------------------|
| | Single Point | Averaged (Note 2) |
| ± 10 V | 7.37 | 1.11 |
| ± 5 V | 3.68 | 0.557 |
| ± 2.5 V | 1.84 | 0.278 |
| ± 1 V | 0.737 | 0.111 |
| ± 500 mV | 0.368 | 0.056 |
| ± 250 mV | 0.238 | 0.032 |
| ± 100 mV | 0.111 | 0.015 |
| ± 50 mV | 0.082 | 0.009 |
| 0 to 10 V | 3.68 | 0.557 |
| 0 to 5 V | 1.84 | 0.278 |
| 0 to 2 V | 0.737 | 0.111 |
| 0 to 1 V | 0.368 | 0.056 |
| 0 to 500 mV | 0.238 | 0.032 |
| 0 to 200 mV | 0.111 | 0.015 |
| 0 to 100 mV | 0.082 | 0.009 |

Note 2: Averaged measurements assume dithering and averaging of 100 single-channel readings.

Relative accuracy is defined as the measured deviation from a straight line drawn between measured endpoints of the transfer function. ADC resolution, noise and front-end non-linearity are included in this measurement.

Table 5. Differential non-linearity specifications

| | | |
|-------------------|-------------------|-------------------|
| All ranges | ± 0.5 LSB typ | ± 1.0 LSB max |
|-------------------|-------------------|-------------------|

Settling time

Settling time is defined here as the time required for a channel to settle to within a specified accuracy in response to a full-scale (FS) step. Two channels are scanned at a specified rate. A -FS DC signal is presented to Channel 1; a +FS DC signal is presented to Channel 0.

Table 6. Settling time specifications

| Condition | Range | Accuracy | | | |
|--------------------------|--------------|-------------|-----------------------------------|-----------------------------------|-----------------------------------|
| | | | $\pm 0.012\%$ (± 0.5 LSB) | $\pm 0.024\%$ (± 1.0 LSB) | $\pm 0.098\%$ (± 4.0 LSB) |
| Same range to same range | ± 10 V | Typ | 2.0 μ S | 1.5 μ S | 1.5 μ S |
| | | Max | 3.0 μ S | 2.0 μ S | 2.0 μ S |
| | ± 5 V | Typ | 2.0 μ S | 1.5 μ S | 1.3 μ S |
| | | Max | 3.0 μ S | 2.0 μ S | 1.5 μ S |
| | ± 2.5 V | Typ | 2.0 μ S | 1.5 μ S | 0.9 μ S |
| | | Max | 3.0 μ S | 2.0 μ S | 1.0 μ S |
| | ± 1 V | Typ | 2.0 μ S | 1.5 μ S | 0.9 μ S |
| | | Max | 3.0 μ S | 2.0 μ S | 1.0 μ S |
| | ± 500 mV | Typ | 2.0 μ S | 1.5 μ S | 0.9 μ S |
| | | Max | 3.0 μ S | 2.0 μ S | 1.0 μ S |
| | ± 250 mV | Typ | 2.0 μ S | 1.5 μ S | 0.9 μ S |
| | | Max | 3.0 μ S | 2.0 μ S | 1.0 μ S |
| | ± 100 mV | Typ | 2.0 μ S | 1.5 μ S | 0.9 μ S |
| | | Max | 3.0 μ S | 2.0 μ S | 1.0 μ S |
| | ± 50 mV | Typ | 2.0 μ S | 1.5 μ S | 1.0 μ S |
| | | Max | 3.0 μ S | 2.0 μ S | 1.5 μ S |
| | | | | | |
| | 0 to 10 V | Typ | 2.0 μ S | 1.5 μ S | 1.3 μ S |
| Max | | 3.0 μ S | 2.0 μ S | 1.5 μ S | |
| 0 to 5 V | Typ | 2.0 μ S | 1.5 μ S | 0.9 μ S | |
| | Max | 3.0 μ S | 2.0 μ S | 1.0 μ S | |
| 0 to 2 V | Typ | 2.0 μ S | 1.5 μ S | 0.9 μ S | |
| | Max | 3.0 μ S | 2.0 μ S | 1.0 μ S | |
| 0 to 1 V | Typ | 2.0 μ S | 1.5 μ S | 0.9 μ S | |
| | Max | 3.0 μ S | 2.0 μ S | 1.0 μ S | |
| 0 to 500 mV | Typ | 2.0 μ S | 1.5 μ S | 0.9 μ S | |
| | Max | 3.0 μ S | 2.0 μ S | 1.0 μ S | |
| 0 to 200 mV | Typ | 2.0 μ S | 1.5 μ S | 0.9 μ S | |
| | Max | 3.0 μ S | 2.0 μ S | 1.0 μ S | |
| 0 to 100 mV | Typ | 2.0 μ S | 1.5 μ S | 1.0 μ S | |
| | Max | 3.0 μ S | 2.0 μ S | 1.5 μ S | |

Parametrics

Table 7. Parametric specifications

| Parameter | Specification | |
|--|--|--------|
| Max working voltage (signal + common-mode) | Input must remain within $\pm 11\text{V}$ of ground | |
| CMRR @ 60 Hz | $\pm 10\text{ V}$ | 95 dB |
| | $\pm 5\text{ V}$, 0 to 10V | 100 dB |
| | All other ranges | 106 dB |
| Small signal bandwidth, all ranges | 1.6 MHz | |
| Large signal bandwidth, all ranges | 1.0 MHz | |
| Input coupling | DC | |
| Input impedance | 100 G Ω in parallel with 100 pF in normal operation. | |
| Input bias current | $\pm 200\text{ pA}$ | |
| Input offset current | $\pm 100\text{ pA}$ | |
| Absolute maximum input voltage | Power ON: $\pm 25\text{ V}$, Power OFF: $\pm 15\text{ V}$ ($\pm 20\text{ mA}$ Note 3) Protected inputs: <ul style="list-style-type: none"> ▪ CH<15:0> IN ▪ AISENSE | |
| Power on and reset state | CH0 IN, single-ended mode, 0 V to 0.1 V input range (Note 4) | |
| Crosstalk, DC to 100 kHz | Adjacent channels: -75dB | |
| | All other channels: -90dB | |

Note 3: The analog input sink/source current must be limited to an maximum of $\pm 20\text{ mA}$ in the power OFF state to prevent damage to the board. A 1000 Ω ($\frac{1}{4}\text{ W}$) current limiting resistor should be placed in series with each analog input channel being used in applications where the power OFF state sink/source current into the board can exceed $\pm 20\text{ mA}$. Resistance values $> 1000\ \Omega$ may adversely affect the noise and settling time performance of the board.

Note 4: Care should be taken to avoid the application of an input voltage to CH0 IN that could overdrive the analog input circuit. Any unused analog input channel should be connected to LLGND.

Noise performance

Table 8 summarizes the noise performance for the PCI-DAS6070. Noise distribution is determined by gathering 50 K samples with inputs tied to ground at the user connector. Samples are gathered at the maximum specified single-channel sampling rate. Specification applies to both single-ended and differential modes of operation.

Table 8. Analog input noise performance specifications (not including quantization)

| Range | Counts Dithered | LSBrms Dithered | Counts Undithered | LSBrms Undithered |
|---------------------|-----------------|-----------------|-------------------|-------------------|
| $\pm 10\text{ V}$ | 5 | 0.5 | 3 | 0.25 |
| $\pm 5\text{ V}$ | 5 | 0.5 | 3 | 0.25 |
| $\pm 2.5\text{ V}$ | 5 | 0.5 | 3 | 0.25 |
| $\pm 1\text{ V}$ | 5 | 0.5 | 3 | 0.25 |
| $\pm 500\text{ mV}$ | 6 | 0.5 | 3 | 0.25 |
| $\pm 250\text{ mV}$ | 6 | 0.6 | 4 | 0.4 |
| $\pm 100\text{ mV}$ | 7 | 0.7 | 5 | 0.5 |
| $\pm 50\text{ mV}$ | 9 | 0.9 | 8 | 0.8 |
| 0 to 10 V | 5 | 0.5 | 3 | 0.25 |
| 0 to 5 V | 5 | 0.5 | 3 | 0.25 |
| 0 to 2 V | 5 | 0.5 | 3 | 0.25 |
| 0 to 1 V | 6 | 0.5 | 3 | 0.25 |
| 0 to 500 mV | 6 | 0.6 | 4 | 0.4 |
| 0 to 200 mV | 7 | 0.7 | 5 | 0.5 |

| Range | Counts Dithered | LSBrms Dithered | Counts Undithered | LSBrms Undithered |
|-------------|-----------------|-----------------|-------------------|-------------------|
| 0 to 100 mV | 9 | 0.9 | 8 | 0.8 |

Analog output

Table 9. AO specifications

| Parameter | Specification |
|--|--|
| D/A converter type | Double-buffered, multiplying |
| Resolution | 12-bits, 1-in-4096 |
| Number of channels | 2 voltage output |
| Voltage range | ± 10 V, 0 to 10 V, \pm EXT REF., 0 to EXT REF., software selectable |
| <i>Monotonicity</i> | <i>12-bits, guaranteed</i> |
| Slew rate | 20 V/ μ s min |
| Settling time (full scale step) | 3.0 μ s to ± 0.5 LSB accuracy |
| Noise | 200 μ Vrms, DC to 1 MHz BW |
| <i>Glitch energy</i> | <i>± 20 mV @ 1.5 μs duration measured at mid-scale transition.</i> |
| Current drive | ± 5 mA |
| <i>Output short-circuit duration</i> | <i>Indefinite @ 25 mA</i> |
| <i>Output coupling</i> | <i>DC</i> |
| Output impedance | 0.1 Ω max |
| Gain temperature coefficient, internal or external reference | 25 ppm/ $^{\circ}$ C |
| Offset temperature coefficient | ± 50 μ V/ $^{\circ}$ C |
| Power up and reset | DACs cleared to 0 volts ± 200 mV max |

Table 10. Absolute accuracy specifications

| Range | Absolute Accuracy (LSB) |
|------------|-------------------------|
| ± 10 V | ± 1.7 LSB |
| 0 to 10 V | ± 2.3 LSB |

Table 11. Absolute accuracy components specifications

| Range | % of Reading | Offset (mV) | Temp Drift (%/DegC) | Absolute Accuracy at FS (mV) |
|------------|--------------|-------------|---------------------|------------------------------|
| ± 10 V | ± 0.0219 | ± 5.93 | ± 0.0005 | ± 8.127 |
| 0 to 10V | ± 0.0219 | ± 3.49 | ± 0.0005 | ± 5.685 |

Each PCI-DAS6070 is tested at the factory to assure the board's overall error does not exceed the limits listed in Table 10.

Table 12. Relative accuracy specifications

| Range | Relative Accuracy | |
|------------|--------------------|--------------------|
| All ranges | ± 0.3 LSB, typ | ± 0.5 LSB, max |

Relative accuracy is defined as the measured deviation from a straight line drawn between measured endpoints of the transfer function.

Table 13. Differential non-linearity specifications

| | | |
|------------|--------------------|--------------------|
| All ranges | ± 0.3 LSB, typ | ± 1.0 LSB, max |
|------------|--------------------|--------------------|

Analog output pacing and triggering

Table 14. AO pacing and triggering specifications

| Parameter | Specification |
|--|--|
| DAC pacing (software programmable) | Internal counter – ASIC. Selectable time base: <ul style="list-style-type: none"> ▪ Internal 40 MHz ▪ External source via AUXIN<5:0>, SW selectable. |
| | External convert strobe: D/A UPDATE |
| | Software paced |
| DAC gate source (software programmable) | External digital: D/A START TRIGGER |
| | External analog: ATRIG input CH0 IN through CH15 IN |
| | Software gated |
| DAC gating modes | External digital: <ul style="list-style-type: none"> ▪ Programmable, active high or active low, level or edge |
| | External analog: Refer to Analog trigger on page 9 |
| DAC trigger sources | External digital: D/A START TRIGGER |
| | External analog: ATRIG input CH0 IN through CH15 IN |
| | Software triggered |
| DAC triggering modes | External digital: Software-configurable for rising or falling edge. |
| | External analog: Refer to Analog trigger on page 9 |
| DAC pacer out | Available at user connector: D/A PACER OUT |
| RAM buffer size | 16 K samples |
| Data transfer | DMA |
| | Programmed I/O |
| | Update DACs individually or simultaneously, software selectable. |
| DMA modes | Demand or non-demand using scatter gather. |
| Waveform generation throughput | 1 MS/s max per channel, 2 channels simultaneous |

Analog output external reference input (D/A EXTREF)

Table 15. External reference input (D/A EXTREF) specifications

| Parameter | Specification |
|--------------------------|---|
| Range | ± 11 V |
| Overvoltage protection | ± 25 V powered on, ± 15 V powered off |
| Input impedance | 10 k Ω |
| Bandwidth (–3 dB) | 1 MHz |
| Gain error – EXTREF mode | 0 to 0.5%, not adjustable. |

Analog trigger

Table 16. Analog trigger specifications

| Parameter | Specification | |
|---|--|--|
| Analog trigger sources Software selectable | External: | ATRIG input CH0 IN through CH15 IN, first channel in scan |
| Analog trigger levels | ATRIG input: $\pm 10V$ | |
| | CH0 IN through CH15 IN: \pm Full-scale, range dependent | |
| Analog trigger modes | External analog: Software-configurable for: <ul style="list-style-type: none"> ▪ Positive or negative slope | |
| Analog gate modes | External analog: Software-configurable for: <ul style="list-style-type: none"> ▪ Above or below reference ▪ Positive or negative hysteresis ▪ In or out of window | |
| Resolution | 8-bits, 1-in-256 | |
| Accuracy | $\pm 5\%$ full-scale range max | |
| Bandwidth (-3 dB) | ATRIG input | 1.3 MHz |
| | CH0 IN through CH15 IN | 2.0 MHz |

Analog I/O calibration

Table 17. Analog I/O calibration specifications

| Parameter | Specification |
|-------------------------------|--|
| Recommended warm-up time | 15 minutes |
| Calibration | Auto-calibration, calibration factors for each range stored on board in non-volatile RAM. |
| Onboard calibration reference | <i>DC Level: 5.000 V \pm 2.5 mv. Actual measured values stored in EEPROM.</i> |
| | Tempco: 5 ppm/ $^{\circ}C$ max, 2 ppm/ $^{\circ}C$ typ |
| | Long-term stability: 20ppm, T = 1000 hrs, non-cumulative |
| Calibration interval | 1 year |

Digital I/O

Table 18. DIO calibration specifications

| Parameter | Specification |
|---|---|
| Digital type | Discrete, 5V/TTL compatible |
| Number of I/O | 8 |
| Configuration | 8 bits, independently programmable for input or output. All pins pulled up to +5 V via 47 K resistors (default). Positions available for pull-down to ground. Hardware selectable via solder gap. |
| Input high voltage | 2.0 V min, 7.0 V absolute max |
| Input low voltage | 0.8 V max, -0.5 V absolute min |
| Output high voltage (IOH = -32 mA) | 3.80 V min, 4.20 V typ |
| Output low voltage (IOL = 32 mA) | 0.55 V max, 0.22 V typ |
| Data transfer | Programmed I/O |
| Power-up / reset state | Input mode (high impedance) |

Interrupts

Table 19. Interrupt specifications

| Parameter | Specification |
|--|--|
| Interrupts | PCI INTA# - mapped to IRQ _n via PCI BIOS at boot-time |
| Interrupt enable | Programmable through PLX9080 |
| ADC interrupt sources (software programmable) | DAQ_ACTIVE: Interrupt is generated when a DAQ sequence is active. |
| | DAQ_STOP: Interrupt is generated when A/D Stop Trigger In is detected. |
| | DAQ_DONE: Interrupt is generated when a DAQ sequence completes. |
| | DAQ_FIFO_1/4_FULL: Interrupt is generated when ADC FIFO is 1/4 full. |
| | DAQ_SINGLE: Interrupt is generated after each conversion completes. |
| | DAQ_EOSCAN: Interrupt is generated after the last channel is converted in multi-channel scans. |
| | DAQ_EOSEQ: Interrupt is generated after each interval delay during multi-channel scans. |
| DAC interrupt sources (software programmable) | DAC_ACTIVE: Interrupt is generated when DAC waveform circuitry is active. |
| | DAC_DONE: Interrupt is generated when a DAC sequence completes. |
| | DAC_FIFO_1/4_EMPTY: Interrupt is generated DAC FIFO is 1/4 empty. |
| | DAC_HIGH_CHANNEL: Interrupt is generated when the DAC high channel output is updated. |

Counters

Table 20. Counter specifications

| Parameter | Specification |
|---|---|
| User counter type | 82C54 |
| Number of channels | 2 |
| Resolution | 16-bits |
| Compatibility | 5V/TTL |
| CTR _n base clock source (software selectable) | Internal 10 MHz, internal 100 kHz, or external connector (CTR _n CLK) |
| Internal 10 MHz clock source stability | 50 ppm |
| Counter n gate | Available at connector (CTR _n GATE). |
| Counter n output | Available at connector (CTR _n OUT). |
| <i>Clock input frequency</i> | <i>10 MHz max</i> |
| <i>High pulse width (clock input)</i> | <i>15 ns min</i> |
| <i>Low pulse width (clock input)</i> | <i>25 ns min</i> |
| <i>Gate width high</i> | <i>25 ns min</i> |
| <i>Gate width low</i> | <i>25 ns min</i> |
| <i>Input low voltage</i> | <i>0.8 V max</i> |
| <i>Input high voltage</i> | <i>2.0 V min</i> |
| <i>Output low voltage</i> | <i>0.4 V max</i> |
| <i>Output high voltage</i> | <i>3.0 V min</i> |

Configurable AUXIN<5:0>, AUXOUT<2:0> external trigger/clocks

The PCI-DAS6070 provides nine user-configurable trigger/clock pins available at the 100-pin I/O connector. Of these, six are configurable as inputs while three are configurable as outputs.

Table 21. Configurable triggers/clocks specifications

| Parameter | Specification |
|---|---|
| AUXIN<5:0> sources (software selectable) | A/D CONVERT: External ADC convert strobe A/D TIMEBASE IN: External ADC pacer timebase A/D START TRIGGER: ADC Start Trigger A/D STOP TRIGGER: ADC Stop Trigger A/D PACER GATE: External ADC gate D/A START TRIGGER: DAC trigger/gate D/A UPDATE: DAC update strobe D/A TIMEBASE IN: External DAC pacer time base |
| AUXOUT<2:0> sources (software selectable) | STARTSCAN: A pulse indicating start of conversion SSH: Active signal that terminates at the start of the last conversion in a scan. A/D STOP: Indicates end of scan A/D CONVERT: ADC convert pulse SCANCLK: Delayed version of ADC convert CTR1 CLK: CTR1 clock source D/A UPDATE: D/A update pulse CTR2 CLK: CTR2 clock source A/D START TRIGGER: ADC Start Trigger Out A/D STOP TRIGGER: ADC Stop Trigger Out A/D PACER GATE: External ADC gate D/A START TRIGGER: DAC Start Trigger Out |
| Default selections | AUXIN0: A/D CONVERT AUXIN1: A/D START TRIGGER AUXIN2: A/D STOP TRIGGER AUXIN3: D/A UPDATE AUXIN4: D/A START TRIGGER AUXIN5: A/D PACER GATE AUXOUT0: D/A UPDATE AUXOUT1: A/D CONVERT AUXOUT2: SCANCLK |
| Compatibility | 5V/TTL |
| Edge-sensitive polarity | Rising/falling, software selectable |
| Level-sensitive polarity | Active high/active low, software selectable |
| Minimum pulse width | 3.75 nS |

DAQ-Sync inter-board triggers/clocks

The DAQ-Sync bus provides inter-board triggering and synchronization capability. Five trigger/strobe I/O pins and one clock I/O pin are provided on a 14-pin header. The DAQ-Sync signals use dedicated pins. Only the direction may be set.

Table 22. DAQ-Sync signal specifications

| Connector | Signal name |
|-----------|----------------------|
| DAQ-Sync | DS A/D START TRIGGER |
| | DS A/D STOP TRIGGER |
| | DS A/D CONVERT |
| | DS D/A UPDATE |
| | DS D/A START TRIGGER |
| | SYNC CLK |

Power consumption

Table 23. Power consumption specifications

| Parameter | Specification |
|---------------------------------|--|
| +5 V | 0.9 A typ, 1.1 A max. Does not include power consumed through the I/O connector. |
| +5 V available at I/O connector | 1 A max, protected with a resettable fuse |

Environmental

Table 24. Environmental specifications

| Parameter | Specification |
|-----------------------------|--------------------------|
| Operating temperature range | 0 °C to 55 °C |
| Storage temperature range | –20 to 70 °C |
| Humidity | 0% to 90% non-condensing |

Mechanical

Table 25. Mechanical specifications

| Parameter | Specification |
|-----------------------------|--|
| Card dimensions (L × W × H) | PCI half card: 174.4 (6.87) × 106.9 (4.21) × 11.65 mm (0.46 in.) |

DAQ-Sync connector

Table 26. DAQ-Sync connector specifications

| Parameter | Specification |
|-------------------|--|
| Connector type | 14-pin right-angle 100mil box header |
| Compatible cables | MCC p/n: CDS-14-x, 14-pin ribbon cable. x = number of boards (2 to 5) |

Table 27. DAQ-Sync connector pinout

| Pin | Signal Name |
|-----|----------------------|
| 1 | DS A/D START TRIGGER |
| 2 | GND |
| 3 | DS A/D STOP TRIGGER |
| 4 | GND |
| 5 | DS A/D CONVERT |
| 6 | GND |
| 7 | DS D/A UPDATE |
| 8 | GND |
| 9 | DS D/A START TRIGGER |
| 10 | GND |
| 11 | RESERVED |
| 12 | GND |
| 13 | SYNC CLK |
| 14 | GND |

SCSI connector

Table 28. SCSI connector specifications

| Parameter | Specification |
|--|---|
| Connector type | Shielded SCSI 100 D-type |
| Compatible cables | C100HD50-x, unshielded ribbon cable. x = 3 or 6 feet |
| | C100MMS-x, shielded round cable. x = 1, 2, or 3 meters |
| Compatible accessory products (with the C100HD50-x cable) | ISO-RACK16/P ISO-DA02/P BNC-16SE BNC-16DI CIO-MINI50 CIO-TERM100 SCB-50 |
| Compatible accessory products (with the C100MMS-x cable) | SCB-100 |

Table 29. 8-channel differential mode pinout

| Pin | Signal Name | Pin | Signal Name |
|-----|------------------------------|-----|-------------|
| 1 | LLGND | 51 | n/c |
| 2 | CH0 IN HI | 52 | n/c |
| 3 | CH0 IN LO | 53 | n/c |
| 4 | CH1 IN HI | 54 | n/c |
| 5 | CH1 IN LO | 55 | n/c |
| 6 | CH2 IN HI | 56 | n/c |
| 7 | CH2 IN LO | 57 | n/c |
| 8 | CH3 IN HI | 58 | n/c |
| 9 | CH3 IN LO | 59 | n/c |
| 10 | CH4 IN HI | 60 | n/c |
| 11 | CH4 IN LO | 61 | n/c |
| 12 | CH5 IN HI | 62 | n/c |
| 13 | CH5 IN LO | 63 | n/c |
| 14 | CH6 IN HI | 64 | n/c |
| 15 | CH6 IN LO | 65 | n/c |
| 16 | CH7 IN HI | 66 | n/c |
| 17 | CH7 IN LO | 67 | n/c |
| 18 | LLGND | 68 | n/c |
| 19 | n/c | 69 | n/c |
| 20 | n/c | 70 | n/c |
| 21 | n/c | 71 | n/c |
| 22 | n/c | 72 | n/c |
| 23 | n/c | 73 | n/c |
| 24 | n/c | 74 | n/c |
| 25 | n/c | 75 | n/c |
| 26 | n/c | 76 | n/c |
| 27 | n/c | 77 | n/c |
| 28 | n/c | 78 | n/c |
| 29 | n/c | 79 | n/c |
| 30 | n/c | 80 | n/c |
| 31 | n/c | 81 | n/c |
| 32 | n/c | 82 | n/c |
| 33 | n/c | 83 | n/c |
| 34 | n/c | 84 | n/c |
| 35 | AISENSE | 85 | DIO0 |
| 36 | D/A OUT 0 | 86 | DIO1 |
| 37 | D/A GND | 87 | DIO2 |
| 38 | D/A OUT1 | 88 | DIO3 |
| 39 | PC +5 V | 89 | DIO4 |
| 40 | AUXOUT0 / D/A PACER OUT | 90 | DIO5 |
| 41 | AUXOUT1 / A/D PACER OUT | 91 | DIO6 |
| 42 | AUXOUT2 / SCANCLK | 92 | DIO7 |
| 43 | AUXIN0 / A/D CONVERT / ATRIG | 93 | CTR1 CLK |
| 44 | D/A EXTREF | 94 | CTR1 GATE |
| 45 | AUXIN1 / A/D START TRIGGER | 95 | CTR1 OUT |
| 46 | AUXIN2 / A/D STOP TRIGGER | 96 | GND |
| 47 | AUXIN3 / D/A UPDATE | 97 | CTR2 CLK |
| 48 | AUXIN4 / D/A START TRIGGER | 98 | CTR2 GATE |
| 49 | AUXIN5 / A/D PACER GATE | 99 | CTR2 OUT |
| 50 | GND | 100 | GND |

Table 30. 16-channel single-ended mode pinout

| Pin | Signal Name | Pin | Signal Name |
|-----|------------------------------|-----|-------------|
| 1 | LLGND | 51 | n/c |
| 2 | CH0 IN | 52 | n/c |
| 3 | CH8 IN | 53 | n/c |
| 4 | CH1 IN | 54 | n/c |
| 5 | CH9 IN | 55 | n/c |
| 6 | CH2 IN | 56 | n/c |
| 7 | CH10 IN | 57 | n/c |
| 8 | CH3 IN | 58 | n/c |
| 9 | CH11 IN | 59 | n/c |
| 10 | CH4 IN | 60 | n/c |
| 11 | CH12 IN | 61 | n/c |
| 12 | CH5 IN | 62 | n/c |
| 13 | CH13 IN | 63 | n/c |
| 14 | CH6 IN | 64 | n/c |
| 15 | CH14 IN | 65 | n/c |
| 16 | CH7 IN | 66 | n/c |
| 17 | CH15 IN | 67 | n/c |
| 18 | LLGND | 68 | n/c |
| 19 | n/c | 69 | n/c |
| 20 | n/c | 70 | n/c |
| 21 | n/c | 71 | n/c |
| 22 | n/c | 72 | n/c |
| 23 | n/c | 73 | n/c |
| 24 | n/c | 74 | n/c |
| 25 | n/c | 75 | n/c |
| 26 | n/c | 76 | n/c |
| 27 | n/c | 77 | n/c |
| 28 | n/c | 78 | n/c |
| 29 | n/c | 79 | n/c |
| 30 | n/c | 80 | n/c |
| 31 | n/c | 81 | n/c |
| 32 | n/c | 82 | n/c |
| 33 | n/c | 83 | n/c |
| 34 | n/c | 84 | n/c |
| 35 | AISENSE | 85 | DIO0 |
| 36 | D/A OUT 0 | 86 | DIO1 |
| 37 | D/A GND | 87 | DIO2 |
| 38 | D/A OUT1 | 88 | DIO3 |
| 39 | PC +5 V | 89 | DIO4 |
| 40 | AUXOUT0 / D/A PACER OUT | 90 | DIO5 |
| 41 | AUXOUT1 / A/D PACER OUT | 91 | DIO6 |
| 42 | AUXOUT2 / SCANCLK | 92 | DIO7 |
| 43 | AUXIN0 / A/D CONVERT / ATRIG | 93 | CTR1 CLK |
| 44 | D/A EXTREF | 94 | CTR1 GATE |
| 45 | AUXIN1 / A/D START TRIGGER | 95 | CTR1 OUT |
| 46 | AUXIN2 / A/D STOP TRIGGER | 96 | GND |
| 47 | AUXIN3 / D/A UPDATE | 97 | CTR2 CLK |
| 48 | AUXIN4 / D/A START TRIGGER | 98 | CTR2 GATE |
| 49 | AUXIN5 / A/D PACER GATE | 99 | CTR2 OUT |
| 50 | GND | 100 | GND |

Measurement Computing Corporation
10 Commerce Way
Suite 1008
Norton, Massachusetts 02766
(508) 946-5100
Fax: (508) 946-9500
E-mail: info@mccdaq.com
www.mccdaq.com